

. <u>9</u>





FIG. 3A






FIG. 3C




FIG. 4




FIG. 5




FIG. 6




FIG. 7


. . . .


	3'5100	3'b000 (CARRY 1)	3'b010 (CARRY 1)	3'b100 (CARRY 1)	3'b000 (CARRY 2)
	3'b010	3,5100	3'b000 (CARRY 1)	3'b010 (CARRY 1)	3'b100 (CARRY 1)
	3,0000	3'b010	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)
FIG. 7	IN-PACKET ADDRESS BEFORE UPDATING INCREMENT VALUE		2	3	4


FIG. 8A

LOWER 3 BITS OF ADDRESS VALUE LOWER 3 BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY 1)
3'b100	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)

FIG. 8B







14.		4000
L1:	mov r2, r1	· · 1000
	jsr f	· · 1001
	add r0, r4	· · 1002
	and r1, r3	1003
	mov L2, r2	· · 1004
	1d (r2), r0	· · 1005
	bra L1	· · 1006
	add r2, r3	· · 1007
L2:	•••	· · 1008
		f .


FIG. 12

0011 0000000			1		
32'h00000800	L1:	mov r2,r1	٠	•	1000
32'h00000802		jsr f	.		1001
32'h00000804		add r0, r4		•	1002
32'h00000808		and r1, r3		•	1003
32'h0000080a		mov L2, r2			1004
32'h00000810		1d (r2), r0			1005
32'h00000812		bra L1			1006
32'h00000814		add r2, r3			1007
	•••	:			
32'h12345678	L2:				1008

FIG. 13

INSTRUCTION	RESOLVING	VALUE
mov L2, r2	ADDRESS	32'h12345678
bra L1	PC RELATIVE	VALUE 32'h00000800-32'h00000812

```
L1: mov r2, r1 || jsr f || add r0, r4 | · · 1300 |
    and r1, r3 || mov L2, r2 || (mov L2, r2) | · · · 1301 |
    1d (r2), r0 || bra L1 || add r2, r3 | · · · 1302 |
    ...
L2: · · · 1303
```






FIG. 17

h00000000	L1:	29'h00000000 L1: mov r2, r1 ···1401 jsr f		1402 add r0, r414031400	1400
29'h00000001		and r1, r31405 mov L2, r21406	mov L2, r2 ··· 14	90	1404
29'h00000002		1d (r2), r0 ··· 1408	bra L11409	1d (r2), r0 1408 bra L1 1409 add r2, r3 1410 1407	1407
	:				
29'h02468acf L2:	L2:	:			1411

INSTRUCTION	RESOLVING VALUE
bra L1	PC RELATIVE VALUE 32'h00000000-32'h00000012

FIG. 19

UNUSED BIT AREA [1600	0 · .1604	1607		0 · .1611	
UNUS AREA	1602 0 0 add r0, r4 1603 0 1600	0 909	09 0 0 add r2, r3 ··· 1610 0		0	
BIT FORMAT INFORMATION	29'h00000000 0 0 0 L1: mov r2, r1 ···1601 1 0 jsr f ···1602	and r1, r31605 111 mov L2, r21606	1d (r2), r0 1608 1 0 bra 13'h1fec1609 0 0 add r2, r3 1610 0		***	
PARALLEL EXECUTION BOUNDARY INFORMATION	0 0 L1: mov			:	L2:	
PARALLEL EXECUTION BOUNDARY INFORMATI	29'h000000000	29'h00000001 0 0	29'h00000002 0¦0		29'h02468acf	

FIG. 20




FIG. 21




FIG. 22

170	
•	
0	
1703 0	
dou	
2 1 0	
1702 1	
dou	
0 0	
1701	1
ret	
0 1	
29'h000000000	

200

FIG. 23

1803 01800	07 0 · · 1804	0 · ·1808	14 0 1811		0 . 1815
1802 1 0 nop180	1806 0 0 add r0, r41807 01804	310	3 0 0 add r2, r318		
1801 0 0 nop1802		and r1, r31809 111 mov L2, r21810	1d (r2), r0 1812 1 0 bra 13'h1fec1813 0 0 add r2, r31814 01811		
ret1801	L1: mov r2, r1 ···1805 11 0 jsr f	and r1, r3 ···1809	1d (r2), r0 ··· 1812		• • •
0 0 t:	0 0 1.1:	0 0	0 0	:	[7]
0 0 000000004.62	29'h00000001 0 0	29'h00000002 0 0	29'h00000003 0 0		29'h02468ad0

FIG. 24

					\mid			Γ	
0 f: ret	ret	1901	1901 0 0 nop	1902 110 nop	- -	dou	1903 01900	.	.190(
0 L1:	mov r2, r11905 11 0 jsr f	1905	1 0 jsr f	1906	0	1906 0 0 add r0, r41907 01904	1907	0	.1904
	and r1, r3	1909	and r1, r31909 111 mov 32'h12345680, r2	h12345680,	2	1910		<u>.</u>	0 · ·1908
	1d (r2), r0	1912	1d (r2), r0 1912 110 bra 13'h1fec1913 0 0 add r2, r31914 0 1911	11fec 1913	6	add r2, r3	1914	0	.1911
								ľ	
L2:								0	0 · .1915

INSTRUCTION	RESOLVING VALUE
jsr f	PC RELATIVE VALUE 32'h00000000-32'h00000000a


FIG. 26

29'h000000000 0 0	ا نو ا	ret	2101	2101 0 0 nop	2102 1 0 nop	1 0 nop	2103 02100	2100
29'h00000001 0 0	0 0 1 1:	mov r2, r1	2105	mov r2, r12105 1101 jsr 13'h1ff42106 0 0 add r0, r42107 02104	ff4 ···2106 () 0 add r0,	r42107 0	2104
29'h00000002 0' 0'	0 0	and r1, r3 ·	2109	and r1, r32109 111, mov 32'h12345680, r2	12345680, r	22110		0 · .2108
29'h00000003 0 0	0 0	1d (r2), r0	2112	1d (r2), r0 2112 1 0 bra 13'h1fec 2113 0 0 add r2, r3 2114 0 2111	fec 2113 (0 0 add r2,	r32114 0	2111
	:							
29'h02468ad0	.73		:				0	02115

FIG. 27

29'h000000000 0 0	0 0 f: ret	ret	2201	2201 0 0 nop	2202 1101 nop	10		2203 02200	<u>.</u>	.2200
29'h00000001 0 0	0 0 L1:	mov r2, r1	2205	1L1: mov r2, r12205 11 01 jsr 13'h1ff82206 0101 add r0, r42207 02204	ff82206	0	add r0, r4	2207	· 	.2204
29'h00000002 0 0	0 0	and r1, r3	2209	and r1, r32209 111, mov 32'h12345680, r2	12345680, r	ر ا	2210		10	0 .2208
29'h00000003 0 0	0	1d (r2), r0	2212	1d (r2), r0 2212 1 0 bra 13h1ff0 2213 0 0 add r2, r3 2214 0 2211	Iff02213	0	add r2, r3	2214	10	. 2211
	:								1	
29'h02468ad0	L2:		:						<u>.</u>	02215

FIG. 28A



INSTRUCTION PACKET(64-BIT)

FIG. 28C

	-		
FIG. 28B	IN-PACKET ADDRESS	ODRESS	UNIT
	3,000	0	FIRST UNIT
2-UNIT	3,000		SECOND UNIT
	3,5010	(THIRD UNIT
3-UNIT INSTRUCTION	3'b011		FOURTH UNIT
	3,5100		FIFTH UNIT
5-UNIT INSTRUCTION	3'b101		SIXTH UNIT
	3,6110		SEVENTH UNIT
6-UNIT INSTRUCTION	3'b111		EIGHTH UNIT

FIG. 29A

LOWER 3 BITS OF ADDRESS VALUE LOWER 3 BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY IGNORED)
3'b100	3'b100	3'b000 (CARRY IGNORED)	3'b010 (CARRY IGNORED)

FIG. 29B

LOWER 3 BITS OF ADDRESS VALUE(TO BE SUBTRACTED)			
LOWER 3 BITS OF ADDRESS VALUE (BEFORE BE SUBTRACTION)	3'b000	3'b010	3'b100
3'b000	3'b000	3'b100 (CARRY IGNORED)	3'b010 (CARRY IGNORED)
3'b010	3'b010	3'b000	3'b100 (CARRY IGNORED)
3'b100	3'b100	3'b010	3'b000

FIG. 30

2403 02400	07 0 · .2404	02408	14 02411		02415
	0 0 add r0, r4240	-22410	0 0 add r2, r3 ···24		
0 nop 2402 1 0 nop	0 jsr 13'h1ffc ···2406	and r1, r32409 111 mov 32h12345680, r2	1d (r2), r0 2412 1 0 bra 13 h1ff4 2413 0 0 add r2, r3 2414 0 2411		
ret2401 0 0 nop	L1: mov r2, r1 ···2405 110 jsr 13'h1ffc ···2406 0 0 add r0, r4 ···2407 0 · · 2404	and r1, r32409 1	1d (r2), r0 ··· 2412 1		:
0 0 f f:		0 0	0 0 0	:	L2:
29'h000000000 0¦0	29'h00000001 0 0	29'h00000002 0'0	29'h00000003 0 0		29'h02468ad0

FIG. 31A

LOWER 3 BITS OF ADDRESS VALUE LOWER 3 BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100

FIG. 31B

LOWER 3 BITS OF ADDRESS VALUE			
LOWER 3 BITS OF PC RELATIVE VALUE	3'b000	0b010	0b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100

FIG. 32

ret	2602 1 0 nop26	03 0	2603 02600
mov r	mov r2, r12605 1 0 jsr 13'h1ff82606 0 0 add r0, r42607 02604	070	.2604
and r1	and r1, r3 2609 1 1 1 mov 32 h12345680, r2 2610	0	0 · .2608
1d (r2)	1d (r2), r0 2612 1 0 bra 13'h1ff0 2613 0 0 add r2, r3 2614 0 2611	14 0	.2611
		0	02615

FIG. 33

29'h000000000	0 0 f: ret		2701	2701 0 0 0 nop2702 1 0 nop		2703 0 · .2700	270
29'h00000001	0 0 1.1:	mov r2, r1	2705	0 L1: mov r2, r12705 1 0 jsr 13'h1ff62706 0 0 add r0, r42707 02704	0 add r0, r4	2707 0	270
29'h00000002	0 0	and r1, r3	2709	and r1, r32709 1,11 mov 32'h12345680, r22710	2710	0	0 .2708
29'h00000003 c	0 0	1d (r2), r0	2712	1d (r2), r0 2712 11 0 bra 13 h 1 fee 2713 0 0 add r2, r3 2714 0 2711	0 add r2, r3	2714 0	. 271
	:						
29'h02468ad0	L2:		:			0	0 . 2715

FIG. 34




FIG. 35A

MNEMONIC

OPERATION

addpc disp, Rn

Rn + disp - > Rn

FIG. 35B


MNEMONIC


OPERATION

subpc disp, Rn

Rn - disp - > Rn

FIG. 36






```
extern int g1 ();
extern int g2 ();
extern int g3 ();
extern int g4 ();
f(inti)
         int (*fp) ();
         switch(i) {
             case 1: fp = g1;
                      break;
             case 2: fp = g2;
                      break;
             case 3: fp = g3;
                     break;
              default: fp = g4;
          }
          (*fp) ();
}
```

FIG. 39


f:	tmp = PC	3201
	i ! = 1	3202
	br L1	3203
	fp = (g1 - f) + tmp	3204
	jmp L	3205
L1:	i ! = 2	3206
	br L2	3207
	fp = (g2 - f) + tmp	3208
	jmp L	3209
L2:	i ! = 3	3210
	br L3	3211
	fp = (g3 - f) + tmp	3212
•	jmp L	3213
L3:	fp = (g4 - f) + tmp	3214
L:	* (fp) (i)	3215

FIG. 40

f:	mov	PC, r1	3201
	compne	1, r0	3202
	br	L1 .	3203
	addpc	g1 - f, r1	3204
	jmp	L	3205
L1:	cmpne	2, r0	3206
	br	L2	3207
	addpc	g2 - f, r1	3208
	jmp	L	3209
L2:	cmpne	3, r0	3210
	br	L3	3211
	addpc	g3 - f, r1	3212
	jmp	L	3213
L3:	addpc	g4 - f, r1	3214
L:	jsr	(r1)	3215
	ret		3216



्र १






FIG. 43

